Sciweavers

334 search results - page 29 / 67
» A Case for Deconstructing Hardware Transactional Memory Syst...
Sort
View
ICST
2010
IEEE
13 years 7 months ago
Does Hardware Configuration and Processor Load Impact Software Fault Observability?
Intermittent failures and nondeterministic behavior complicate and compromise the effectiveness of software testing and debugging. To increase the observability of software faults,...
Raza Abbas Syed, Brian Robinson, Laurie A. William...
SIGMETRICS
2005
ACM
156views Hardware» more  SIGMETRICS 2005»
14 years 2 months ago
Evaluating the impact of simultaneous multithreading on network servers using real hardware
This paper examines the performance of simultaneous multithreading (SMT) for network servers using actual hardware, multiple network server applications, and several workloads. Us...
Yaoping Ruan, Vivek S. Pai, Erich M. Nahum, John M...
HPCA
2003
IEEE
14 years 9 months ago
Memory System Behavior of Java-Based Middleware
Java-based middleware, and application servers in particular, are rapidly gaining importance as a new class of workload for commercial multiprocessor servers. SPEC has recognized ...
Martin Karlsson, Kevin E. Moore, Erik Hagersten, D...
DATE
2004
IEEE
113views Hardware» more  DATE 2004»
14 years 11 days ago
Dynamic Memory Management Design Methodology for Reduced Memory Footprint in Multimedia and Wireless Network Applications
New portable consumer embedded devices must execute multimedia and wireless network applications that demand extensive memory footprint. Moreover, they must heavily rely on Dynami...
David Atienza, Stylianos Mamagkakis, Francky Catth...
DSD
2002
IEEE
88views Hardware» more  DSD 2002»
14 years 1 months ago
The Synthesis of a Hardware Scheduler for Non-Manifest Loops
This paper1 addresses the hardware implementation of a dynamic scheduler for non-manifest data dependent periodic loops. Static scheduling techniques which are known to give near ...
Omar Mansour, Egbert Molenkamp, Thijs Krol