Sciweavers

1040 search results - page 93 / 208
» A Comparative Performance Evaluation of Write Barrier Implem...
Sort
View
MOBISYS
2005
ACM
14 years 8 months ago
A dynamic operating system for sensor nodes
Sensor network nodes exhibit characteristics of both embedded systems and general-purpose systems. They must use little energy and be robust to environmental conditions, while als...
Chih-Chieh Han, Ram Kumar, Roy Shea, Eddie Kohler,...
ARC
2007
Springer
118views Hardware» more  ARC 2007»
14 years 1 months ago
Simulation of the Dynamic Behavior of One-Dimensional Cellular Automata Using Reconfigurable Computing
This paper presents the implementation of an environment for the evolution of one-dimensional cellular automata using a reconfigurable logic device. This configware is aimed at eva...
Wagner Rodrigo Weinert, César Manuel Vargas...
PPOPP
2010
ACM
14 years 6 months ago
Scheduling support for transactional memory contention management
Transactional Memory (TM) is considered as one of the most promising paradigms for developing concurrent applications. TM has been shown to scale well on multiple cores when the d...
Walther Maldonado, Patrick Marlier, Pascal Felber,...
ASPLOS
2012
ACM
12 years 4 months ago
Providing safe, user space access to fast, solid state disks
Emerging fast, non-volatile memories (e.g., phase change memories, spin-torque MRAMs, and the memristor) reduce storage access latencies by an order of magnitude compared to state...
Adrian M. Caulfield, Todor I. Mollov, Louis Alex E...
MICRO
2010
IEEE
130views Hardware» more  MICRO 2010»
13 years 7 months ago
Pseudo-Circuit: Accelerating Communication for On-Chip Interconnection Networks
As the number of cores on a single chip increases with more recent technologies, a packet-switched on-chip interconnection network has become a de facto communication paradigm for ...
Minseon Ahn, Eun Jung Kim