Sciweavers

223 search results - page 4 / 45
» A Compiler Scheme for Reusing Intermediate Computation Resul...
Sort
View
IEEEPACT
2008
IEEE
14 years 2 months ago
Exploiting loop-dependent stream reuse for stream processors
The memory access limits the performance of stream processors. By exploiting the reuse of data held in the Stream Register File (SRF), an on-chip storage, the number of memory acc...
Xuejun Yang, Ying Zhang, Jingling Xue, Ian Rogers,...
IEEEPACT
2002
IEEE
14 years 26 days ago
Compiler-Controlled Caching in Superword Register Files for Multimedia Extension Architectures
In this paper, we describe an algorithm and implementation of locality optimizations for architectures with instruction sets such as Intel’s SSE and Motorola’s AltiVec that su...
Jaewook Shin, Jacqueline Chame, Mary W. Hall
APLAS
2006
ACM
14 years 1 months ago
Computational Secrecy by Typing for the Pi Calculus
We define and study a distributed cryptographic implementation for an asynchronous pi calculus. At the source level, we adapt simple type systems designed for establishing formal ...
Martín Abadi, Ricardo Corin, Cédric ...
ICCSA
2005
Springer
14 years 1 months ago
Secure Forwarding Scheme Based on Session Key Reuse Mechanism in HMIPv6 with AAA
Abstract. Due to an increasing number of portable devices over 785million world Internet users, a support for quality of service (QoS) and security becomes a significant issue in ...
Kwang Chul Jeong, Hyunseung Choo, Sungchang Lee
DAC
2005
ACM
13 years 10 months ago
Performance simulation modeling for fast evaluation of pipelined scalar processor by evaluation reuse
This paper proposes a rapid and accurate evaluation scheme for cycle counts of a pipelined processor using evaluation reuse technique. Since exploration of an optimal processor is...
Ho Young Kim, Tag Gon Kim