Sciweavers

1005 search results - page 175 / 201
» A Component Architecture for FPGA-Based, DSP System Design
Sort
View
HPCA
1998
IEEE
14 years 27 days ago
Performance Study of a Concurrent Multithreaded Processor
The performance of a concurrent multithreaded architectural model, called superthreading 15 , is studied in this paper. It tries to integrate optimizing compilation techniques and...
Jenn-Yuan Tsai, Zhenzhen Jiang, Eric Ness, Pen-Chu...
COMSWARE
2006
IEEE
14 years 11 days ago
M2MC: Middleware for many to many communication over broadcast networks
M2MC is a new distributed computing middleware designed to support collaborative applications running on devices connected by broadcast networks. Examples of such networks are wire...
Chaitanya Krishna Bhavanasi, Sridhar Iyer
MICRO
2003
IEEE
148views Hardware» more  MICRO 2003»
14 years 1 months ago
Fast Secure Processor for Inhibiting Software Piracy and Tampering
Due to the widespread software piracy and virus attacks, significant efforts have been made to improve security for computer systems. For stand-alone computers, a key observation...
Jun Yang 0002, Youtao Zhang, Lan Gao
SIGCOMM
2009
ACM
14 years 3 months ago
A standalone content sharing application for spontaneous communities of mobile handhelds
This demo illustrates the benefits of BitHoc, a standalone protocol for content sharing among spontaneous communities of mobile handhelds using wireless multi-hop connections. Bi...
Amir Krifa, Mohamed Karim Sbai, Chadi Barakat, Thi...
PEWASUN
2004
ACM
14 years 2 months ago
A simulation study on multi-rate mobile ad hoc networks
This paper studies the performance of a multi-rate mobile ad hoc network (MANET) using an extended ns-2 simulator. A link adaptation algorithm is developed and tested. The multi-r...
Gang Ding, Xiaoxin Wu, Bharat K. Bhargava