Sciweavers

1098 search results - page 16 / 220
» A Cost-Effective Clustered Architecture
Sort
View
HOTI
2002
IEEE
14 years 16 days ago
Architecture and Hardware for Scheduling Gigabit Packet Streams
We present an architecture and hardware for scheduling gigabit packet streams in server clusters that combines a Network Processor datapath and an FPGA for use in server NICs and ...
Raj Krishnamurthy, Sudhakar Yalamanchili, Karsten ...
CLUSTER
2003
IEEE
14 years 27 days ago
Implications of a PIM Architectural Model for MPI
Memory may be the only system component that is more commoditized than a microprocessor. To simultaneously exploit this and address the impending memory wall, processing in memory...
Arun Rodrigues, Richard C. Murphy, Peter M. Kogge,...
CLUSTER
2000
IEEE
14 years 8 hour ago
Enabling High Performance Data Transfer on Cluster Architecture
In this article, we present some results on the communication performance of TCP/IP in a cluster of Pentium based workstations connected by a Gigabit Ethernet network. The experim...
Paul A. Farrell, Hong Ong, Stephen L. Scott
CLUSTER
2009
IEEE
14 years 2 months ago
Accelerating SIFT on parallel architectures
Abstract—SIFT is a widely-used algorithm that extracts features from images; using it to extract information from hundreds of terabytes of aerial and satellite photographs requir...
Seth Warn, Wesley Emeneker, Jackson Cothren, Amy W...
ECTEL
2007
Springer
14 years 1 months ago
Creation of Lithuanian Digital Library of Educational Resources and Services: the Hypothesis, Contemporary Practice, and Future
Currently national digital library of educational resources and services (DLE) for primary and secondary education is under implementation in Lithuania. The article aims to analyse...
Eugenijus Kurilovas, Svetlana Kubilinskiene