Sciweavers

1098 search results - page 42 / 220
» A Cost-Effective Clustered Architecture
Sort
View
FPGA
2009
ACM
151views FPGA» more  FPGA 2009»
14 years 4 months ago
Wirelength modeling for homogeneous and heterogeneous FPGA architectural development
This paper describes an analytical model that relates the architectural parameters of an FPGA to the average prerouting wirelength of an FPGA implementation. Both homogeneous and ...
Alastair M. Smith, Steven J. E. Wilton, Joydip Das
DATE
2007
IEEE
97views Hardware» more  DATE 2007»
14 years 4 months ago
Systematic comparison between the asynchronous and the multi-synchronous implementations of a network on chip architecture
In this paper we present a systematic comparison between two different implementations of a distributed Network on Chip: fully asynchronous and multi-synchronous. The NoC architec...
Abbas Sheibanyrad, Ivan Miro Panades, Alain Greine...
CSE
2008
IEEE
13 years 11 months ago
A High-Throughput Multi-cluster NoC Architecture
During the last years a large number of research works has focused on problems related to multi-core processors. Due to the possibilities of many cores, the number of opportunitie...
Henrique C. Freitas, Philippe Olivier Alexandre Na...
PDPTA
2004
13 years 11 months ago
An Evaluation of Distributed Scheduling Algorithms Within the DESPOT Architecture
Current systems for managing workload on clusters of workstations, particularly those available for Linuxbased (Beowulf) clusters, are typically based on traditional process-based...
Daniel Andresen, Jeffrey Lebak, Ethan Bowker
CIKM
2006
Springer
14 years 1 months ago
Adaptive non-linear clustering in data streams
Data stream clustering has emerged as a challenging and interesting problem over the past few years. Due to the evolving nature, and one-pass restriction imposed by the data strea...
Ankur Jain, Zhihua Zhang, Edward Y. Chang