Sciweavers

714 search results - page 8 / 143
» A Decompression Architecture for Low Power Embedded Systems
Sort
View
DAC
2007
ACM
14 years 8 months ago
Dynamic Power Management with Hybrid Power Sources
DPM (Dynamic Power Management) is an effective technique for reducing the energy consumption of embedded systems that is based on migrating to a low power state when possible. Whi...
Jianli Zhuo, Chaitali Chakrabarti, Kyungsoo Lee, N...
JCP
2008
160views more  JCP 2008»
13 years 7 months ago
A Bluetooth-based Sensor Node for Low-Power Ad Hoc Networks
TCP/IP has recently taken promising steps toward being a viable communication architecture for networked sensor nodes. Furthermore, the use of Bluetooth can enable a wide range of ...
Jens Eliasson, Per Lindgren, Jerker Delsing
HPCC
2007
Springer
14 years 1 months ago
A Low-Power Globally Synchronous Locally Asynchronous FFT Processor
Abstract. Low-power design became crucial with the widespread use of the embedded systems, where a small battery has to last for a long period. The embedded processors need to efï¬...
Yong Li, Zhiying Wang, Jian Ruan, Kui Dai
ICCD
2002
IEEE
106views Hardware» more  ICCD 2002»
14 years 4 months ago
A Distributed Computation Platform for Wireless Embedded Sensing
We present a low cost wireless microsensor node architecture for distributed computation and sensing in massively distributed embedded systems. Our design focuses on the developme...
Andreas Savvides, Mani B. Srivastava
ISSS
2002
IEEE
151views Hardware» more  ISSS 2002»
14 years 12 days ago
Tuning of Loop Cache Architectures to Programs in Embedded System Design
Adding a small loop cache to a microprocessor has been shown to reduce average instruction fetch energy for various sets of embedded system applications. With the advent of core-b...
Frank Vahid, Susan Cotterell