Sciweavers

1834 search results - page 63 / 367
» A Dynamic Multithreading Processor
Sort
View
TC
1998
13 years 8 months ago
Cyclic Staggered Scheme: A Loop Allocation Policy for DOACROSS Loops
—Within the scope of the multithreaded dataflow, the problem of scheduling/allocation of DOACROSS loops has been discussed and it was shown that the so-called staggered allocatio...
Ali R. Hurson, Krishna M. Kavi, Joford T. Lim
CODES
2005
IEEE
14 years 2 months ago
Future wireless convergence platforms
As wireless platforms converge to multimedia systems, architectures must converge to support voice, data, and video applications. From a processor architecture perspective, suppor...
C. John Glossner, Mayan Moudgill, Daniel Iancu, Ga...
CODES
2011
IEEE
12 years 8 months ago
DistRM: distributed resource management for on-chip many-core systems
The trend towards many-core systems comes with various issues, among them their highly dynamic and non-predictable workloads. Hence, new paradigms for managing resources of many-c...
Sebastian Kobbe, Lars Bauer, Daniel Lohmann, Wolfg...
MICRO
1999
IEEE
98views Hardware» more  MICRO 1999»
14 years 1 months ago
Instruction Fetch Mechanisms for Multipath Execution Processors
Branch mispredictions can have a major performance impact on high-performance processors. Multipath execution has recently been introduced to help limit the misprediction penaltie...
Artur Klauser, Dirk Grunwald
CF
2008
ACM
13 years 11 months ago
Fpga-based prototype of a pram-on-chip processor
PRAM (Parallel Random Access Model) has been widely regarded a desirable parallel machine model for many years, but it is also believed to be "impossible in reality." As...
Xingzhi Wen, Uzi Vishkin