Sciweavers

199 search results - page 11 / 40
» A Hardware Algorithm for Integer Division
Sort
View
FPGA
2003
ACM
125views FPGA» more  FPGA 2003»
14 years 1 months ago
I/O placement for FPGAs with multiple I/O standards
In this paper, we present the first exact algorithm to solve the constrained I/O placement problem for FPGAs that support multiple I/O standards. We derive a compact integer line...
Wai-Kei Mak
CSUR
2004
91views more  CSUR 2004»
13 years 8 months ago
Line drawing, leap years, and Euclid
Bresenham's algorithm minimizes error in drawing lines on integer grid points; leap year calculations, surprisingly, are a generalization. We compare the two calculations, exp...
Mitchell A. Harris, Edward M. Reingold
EH
2004
IEEE
106views Hardware» more  EH 2004»
14 years 11 days ago
How to Evolve the Head-Tail Pattern from Reaction-Diffusion Systems
The possible application of evolving artificial embryos to build functional machinery is a promising area of research. Unfortunately, there are still many fundamental problems to ...
Felix Streichert, Christian Spieth, Holger Ulmer, ...
FPL
2000
Springer
116views Hardware» more  FPL 2000»
14 years 7 days ago
FPGA Implementation of a Prototype WDM On-Line Scheduler
Message sequencing and channel assignment are two important aspects to consider in optimizing the performance of Wavelength Division Multiplexing (WDM) networks. A scheduling techn...
Winnie W. Cheng, Steven J. E. Wilton, Babak Hamidz...
CODES
2010
IEEE
13 years 6 months ago
Automatic parallelization of embedded software using hierarchical task graphs and integer linear programming
The last years have shown that there is no way to disregard the advantages provided by multiprocessor System-on-Chip (MPSoC) architectures in the embedded systems domain. Using mu...
Daniel Cordes, Peter Marwedel, Arindam Mallik