Sciweavers

41 search results - page 2 / 9
» A Hardware Implementation of Layer 2 MPLS
Sort
View
PATMOS
2004
Springer
14 years 27 days ago
A Multi-level Validation Methodology for Wireless Network Applications
Abstract. This paper presents the validation methodology established and applied during the development of a wireless LAN application. The target of the development is the implemen...
Christos Drosos, Labros Bisdounis, Dimitris Metafa...
ASPDAC
2001
ACM
112views Hardware» more  ASPDAC 2001»
13 years 11 months ago
Parameterized MAC unit implementation
Ethernet communication devices, such as adapter, hub, bridge and switch, all follow IEEE 802.3 standard protocol. We have designed and implemented an integrated 10/100 Mbps Etherne...
Ming-Chih Chen, Ing-Jer Huang, Chung-Ho Chen
WSCG
2004
161views more  WSCG 2004»
13 years 9 months ago
Rendering Techniques for Hardware-Accelerated Image-Based CSG
Image-based CSG rendering algorithms for standard graphics hardware rely on multipass rendering that includes reading and writing large amounts of pixel data from and to the frame...
Florian Kirsch, Jürgen Döllner
CSE
2009
IEEE
14 years 2 months ago
On the Design of a Suitable Hardware Platform for Protocol Stack Processing in LTE Terminals
—In this paper we present a design methodology for the identification and development of a suitable hardware platform (including dedicated hardware accelerators) for the data pl...
Sebastian Hessel, David Szczesny, Shadi Traboulsi,...
DATE
2009
IEEE
136views Hardware» more  DATE 2009»
14 years 2 months ago
A file-system-aware FTL design for flash-memory storage systems
Abstract—As flash memory became popular over various platforms, there is a strong demand on the performance degradation problem, due to the special characteristics of flash mem...
Po-Liang Wu, Yuan-Hao Chang, Tei-Wei Kuo