1998 search results - page 110 / 400 » A Hardware Implementation of PRAM and Its Performance Evalua... |
SIGMETRICS
2010
ACM
13 years 7 months ago
2010
ACM
Many network-management problems in large backbone networks need the answer to a seemingly simple question: where does a given IP packet, entering the network at a particular plac...
ICCAD
2009
IEEE
13 years 7 months ago
2009
IEEE
The emerging Spin Torque Transfer memory (STT-RAM) is a promising candidate for future on-chip caches due to STT-RAM's high density, low leakage, long endurance and high acce...
WH
2010
13 years 3 months ago
2010
Body Sensor Networks (BSNs) consist of sensor nodes deployed on the human body for health monitoring. Each sensor node is implemented by interfacing a physiological sensor with a ...
BMCBI
2005
13 years 9 months ago
2005
Background: Complex biological database systems have become key computational tools used daily by scientists and researchers. Many of these systems must be capable of executing on...
HPCA
1995
IEEE
14 years 24 days ago
1995
IEEE
Shared memory is an appealing abstraction for parallel programming. It must be implemented with caches in order toperform well, however, and caches require a coherence mechanism t...