Sciweavers

1998 search results - page 187 / 400
» A Hardware Implementation of PRAM and Its Performance Evalua...
Sort
View
ERSA
2006
161views Hardware» more  ERSA 2006»
15 years 7 months ago
A Parametric Study of Scalable Interconnects on FPGAs
Abstract-- With the constantly increasing gate capacity of FPGAs, a single FPGA chip is able to employ large-scale applications. To connect a large number of computational nodes, N...
Daihan Wang, Hiroki Matsutani, Masato Yoshimi, Mic...
SIGMETRICS
2002
ACM
117views Hardware» more  SIGMETRICS 2002»
15 years 5 months ago
Context-aware TCP/IP
Abstract-This paper discusses the design and evaluation of CATNIP, a ContextAware Transport/Network Internet Protocol for the Web. This integrated protocol uses application-layer k...
Carey L. Williamson, Qian Wu
DATE
2006
IEEE
120views Hardware» more  DATE 2006»
16 years 9 days ago
Design and test of fixed-point multimedia co-processor for mobile applications
: In this research, a fixed-point multimedia co-processor is designed and tested into an ARM-10 based mobile graphics processor for portable 2-D and 3-D multimedia applications. Th...
Ju-Ho Sohn, Jeong-Ho Woo, Jerald Yoo, Hoi-Jun Yoo
ISCA
2006
IEEE
114views Hardware» more  ISCA 2006»
16 years 7 days ago
Ensemble-level Power Management for Dense Blade Servers
One of the key challenges for high-density servers (e.g., blades) is the increased costs in addressing the power and heat density associated with compaction. Prior approaches have...
Parthasarathy Ranganathan, Phil Leech, David E. Ir...
ASYNC
2005
IEEE
174views Hardware» more  ASYNC 2005»
15 years 12 months ago
Delay Insensitive Encoding and Power Analysis: A Balancing Act
Unprotected cryptographic hardware is vulnerable to a side-channel attack known as Differential Power Analysis (DPA). This attack exploits data-dependent power consumption of a co...
Konrad J. Kulikowski, Ming Su, Alexander B. Smirno...