1998 search results - page 45 / 400 » A Hardware Implementation of PRAM and Its Performance Evalua... |
ICS
2009
Tsinghua U.
13 years 6 months ago
2009
Tsinghua U.
In the search for high performance, most transactional memory (TM) systems execute atomic blocks concurrently and must thus be prepared for data conflicts. The TM system must then...
ACSAC
2000
IEEE
14 years 1 months ago
2000
IEEE
The performance of RSA hardware is primarily determined by an efficient implementation of the long integer modular arithmetic and the ability to utilize the Chinese Remainder The...
DCC
2007
IEEE
14 years 8 months ago
2007
IEEE
Instruction and data address traces are widely used by computer designers for quantitative evaluations of new architectures and workload characterization, as well as by software de...
ISLPED
2003
ACM
14 years 2 months ago
2003
ACM
The Multi-Threshold CMOS (MTCMOS) technology provides a solution to the high performance and low power design requirements of modern designs. While the low Vth transistors are use...
FPL
2009
Springer
14 years 1 months ago
2009
Springer
A simple image-processing application is implemented on the Ambric MPPA and an FPGA, using a similar implementation for both devices. FPGAs perform extremely well on this kind of ...