Sciweavers

3104 search results - page 141 / 621
» A High Performance Kernel-Less Operating System Architecture
Sort
View
MICRO
1998
IEEE
79views Hardware» more  MICRO 1998»
14 years 7 days ago
Widening Resources: A Cost-effective Technique for Aggressive ILP Architectures
The inherent instruction-level parallelism (ILP) of current applications (specially those based on floating point computations) has driven hardware designers and compilers writers...
David López, Josep Llosa, Mateo Valero, Edu...
DAC
2001
ACM
14 years 9 months ago
Hardware/Software Instruction Set Configurability for System-on-Chip Processors
New application-focused system-on-chip platforms motivate new application-specific processors. Configurable and extensible processor architectures offer the efficiency of tuned lo...
Albert Wang, Earl Killian, Dror E. Maydan, Chris R...
FPL
2004
Springer
171views Hardware» more  FPL 2004»
14 years 1 months ago
A Modular System for FPGA-Based TCP Flow Processing in High-Speed Networks
Field Programmable Gate Arrays (FPGAs) can be used in Intrusion Prevention Systems (IPS) to inspect application data contained within network flows. An IPS operating on high-speed...
David V. Schuehler, John W. Lockwood
CASES
2005
ACM
13 years 10 months ago
Architectural support for real-time task scheduling in SMT processors
In Simultaneous Multithreaded (SMT) architectures most hardware resources are shared between threads. This provides a good cost/performance trade-off which renders these architec...
Francisco J. Cazorla, Peter M. W. Knijnenburg, Riz...
GRID
2007
Springer
14 years 2 months ago
Meeting virtual organization performance goals through adaptive grid reconfiguration
— In order for Grids to become relied upon for critical infrastructure and reliable scientific computing, Grid-wide management must be automated so that it is possible in quickly...
Zach Hill, Jonathan C. Rowanhill, Anh Nguyen-Tuong...