Sciweavers

3104 search results - page 289 / 621
» A High Performance Kernel-Less Operating System Architecture
Sort
View
136
Voted
MICRO
1994
IEEE
85views Hardware» more  MICRO 1994»
15 years 6 months ago
A high-performance microarchitecture with hardware-programmable functional units
This paper explores a novel way to incorporate hardware-programmable resources into a processor microarchitecture to improve the performance of general-purpose applications. Throu...
Rahul Razdan, Michael D. Smith
127
Voted
SASP
2008
IEEE
153views Hardware» more  SASP 2008»
15 years 9 months ago
TRaX: A Multi-Threaded Architecture for Real-Time Ray Tracing
Ray tracing is a technique used for generating highly realistic computer graphics images. In this paper, we explore the design of a simple but extremely parallel, multi-threaded, ...
Josef B. Spjut, Solomon Boulos, Daniel Kopta, Erik...
166
Voted
DELTA
2006
IEEE
15 years 6 months ago
Implementation of Four Real-Time Software Defined Receivers and a Space-Time Decoder using Xilinx Virtex 2 Pro Field Programmabl
This paper describes the concept, architecture, development and demonstration of a real time, high performance, software defined 4-receiver system and a space time decoder to be i...
Peter J. Green, Desmond P. Taylor
VLSID
2004
IEEE
292views VLSI» more  VLSID 2004»
16 years 3 months ago
NoCGEN: A Template Based Reuse Methodology for Networks on Chip Architecture
In this paper, we describe NoCGEN, a Network On Chip (NoC) generator, which is used to create a simulatable and synthesizable NoC description. NoCGEN uses a set of modularised rou...
Jeremy Chan, Sri Parameswaran
113
Voted
HICSS
2007
IEEE
163views Biometrics» more  HICSS 2007»
15 years 9 months ago
On the Communication Architecture for Wide-Area Real-Time Monitoring in Power Networks
— Reliable and efficient operation of power networks is of paramount importance. In this paper we explore communication architectures that leverage Phasor Measurement Units (PMU...
Shrut Kirti, Zhifang Wang, Anna Scaglione, Robert ...