Sciweavers

886 search results - page 126 / 178
» A High Performance Simulator System for a Multiprocessor Sys...
Sort
View
CNSR
2005
IEEE
13 years 10 months ago
An Integrated Error Control and Constrained Sequence Code Based on Multimode Coding
We present a method of integrating constrained sequence (CS) and error control (EC) codes for digital communication systems. This technique is based on multimode coding where a si...
A. Hughes, I. J. Fair
HPDC
2007
IEEE
14 years 2 months ago
A fast topology inference: a building block for network-aware parallel processing
Adapting to the network is the key to achieving high performance for communication-intensive applications, including scientific computing, data intensive computing, and multicast...
Tatsuya Shirai, Hideo Saito, Kenjiro Taura
ICRA
2008
IEEE
297views Robotics» more  ICRA 2008»
14 years 2 months ago
Fast 3D reconstruction of human shape and motion tracking by parallel fast level set method
— This paper presents a parallel algorithm of the Level Set Method named the Parallel Fast Level Set Method, and its application for real-time 3D reconstruction of human shape an...
Yumi Iwashita, Ryo Kurazume, Kenji Hara, Seiichi U...
CLUSTER
2001
IEEE
13 years 11 months ago
SOVIA: A User-level Sockets Layer Over Virtual Interface Architecture
The Virtual Interface Architecture (VIA) is an industry standard user-level communication architecture for system area networks. The VIA provides a protected, directlyaccessible i...
Jin-Soo Kim, Kangho Kim, Sung-In Jung
PODC
2011
ACM
12 years 10 months ago
Robust network supercomputing without centralized control
Internet supercomputing is becoming an increasingly popular means for harnessing the power of a vast number of interconnected computers. This comes at a cost substantially lower t...
Seda Davtyan, Kishori M. Konwar, Alexander A. Shva...