Sciweavers

486 search results - page 79 / 98
» A Hybrid Hardware and Software Component Architecture for Em...
Sort
View
CODES
2005
IEEE
14 years 1 months ago
A power estimation methodology for systemC transaction level models
Majority of existing works on system level power estimation have focused on the processor, while there are very few that address power consumption of peripherals in a SoC. With th...
Nagu R. Dhanwada, Ing-Chao Lin, Vijay Narayanan
EUROMICRO
2003
IEEE
14 years 27 days ago
Modelling the performance of CORBA using Layered Queueing Networks
One of the typical features of distributed systems is the heterogeneity of its components (e.g. geographical spreading and different platform architectures), leading to interopera...
Tom Verdickt, Bart Dhoedt, Frank Gielen, Piet Deme...
HICSS
1994
IEEE
152views Biometrics» more  HICSS 1994»
13 years 11 months ago
Simple COMA Node Implementations
Shared memory architectures often have caches to reduce the number of slow remote memory accesses. The largest possible caches exist in shared memory architectures called Cache-On...
Erik Hagersten, Ashley Saulsbury, Anders Landin
WWW
2005
ACM
14 years 8 months ago
An environment for collaborative content acquisition and editing by coordinated ubiquitous devices
Digital content is not only stored by servers on the Internet, but also on various embedded devices belonging to ubiquitous networks. In this paper, we propose a content processin...
Yutaka Kidawara, Tomoyuki Uchiyama, Katsumi Tanaka
CODES
1999
IEEE
13 years 12 months ago
How standards will enable hardware/software co-design
o much higher levels of abstraction than today's design practices, which are usually at the level of synthesizable RTL for custom hardware or Instruction Set Simulator (ISS) f...
Mark Genoe, Christopher K. Lennard, Joachim Kunkel...