Sciweavers

1410 search results - page 165 / 282
» A Logic for Virtual Memory
Sort
View
KDD
2009
ACM
202views Data Mining» more  KDD 2009»
16 years 5 months ago
Correlated itemset mining in ROC space: a constraint programming approach
Correlated or discriminative pattern mining is concerned with finding the highest scoring patterns w.r.t. a correlation measure (such as information gain). By reinterpreting corre...
Siegfried Nijssen, Tias Guns, Luc De Raedt
ISMVL
2009
IEEE
124views Hardware» more  ISMVL 2009»
15 years 11 months ago
Equivalence Checking of Reversible Circuits
Determining the equivalence of reversible circuits designed to meet a common specification is considered. The circuits’ primary inputs and outputs must be in pure logic states ...
Robert Wille, Daniel Große, D. Michael Mille...
DATE
2007
IEEE
150views Hardware» more  DATE 2007»
15 years 11 months ago
A low-SER efficient core processor architecture for future technologies
Device scaling in new and future technologies brings along severe increase in the soft error rate of circuits, for combinational and sequential logic. Although potential solutions...
Eduardo Luis Rhod, Carlos Arthur Lang Lisbôa...
ARCS
2005
Springer
15 years 10 months ago
Reusable Design of Inter-chip Communication Interfaces for Next Generation of Adaptive Computing Systems
Abstract. The SoC (System-on-Chip) technology is used in small and flexible consumer electronic devices. SoCs include one or more microcontroller, memory, programmable logic, and ...
Vincent Kotzsch, Jörg Schneider, Günther...
DATE
2010
IEEE
137views Hardware» more  DATE 2010»
15 years 9 months ago
Deterministic, predictable and light-weight multithreading using PRET-C
—We present a new language called Precision Timed C, for predictable and lightweight multithreading in C. PRET-C supports synchronous concurrency, preemption, and a high-level co...
Sidharta Andalam, Partha S. Roop, Alain Girault