Sciweavers

154 search results - page 24 / 31
» A Low Power Highly Associative Cache for Embedded Systems
Sort
View
MICRO
1997
IEEE
82views Hardware» more  MICRO 1997»
14 years 23 days ago
Procedure Based Program Compression
Cost and power consumption are two of the most important design factors for many embedded systems, particularly consumer devices. Products such as Personal Digital Assistants, pag...
Darko Kirovski, Johnson Kin, William H. Mangione-S...
BMCBI
2007
166views more  BMCBI 2007»
13 years 8 months ago
Data handling strategies for high throughput pyrosequencers
Background: New high throughput pyrosequencers such as the 454 Life Sciences GS 20 are capable of massively parallelizing DNA sequencing providing an unprecedented rate of output ...
Gabriele A. Trombetti, Raoul J. P. Bonnal, Ermanno...
ISCA
1997
IEEE
93views Hardware» more  ISCA 1997»
14 years 3 days ago
The Energy Efficiency of IRAM Architectures
Portable systems demand energy efficiency in order to maximize battery life. IRAM architectures, which combine DRAM and a processor on the same chip in a DRAM process, are more en...
Richard Fromm, Stylianos Perissakis, Neal Cardwell...
SENSYS
2005
ACM
14 years 2 months ago
Everlast: long-life, supercapacitor-operated wireless sensor node
This paper describes a supercapacitor-operated, solar-powered wireless sensor node called Everlast. Unlike traditional wireless sensors that store energy in batteries, Everlast’...
Farhan Simjee, Devyani Sharma, Pai H. Chou
RTAS
2010
IEEE
13 years 7 months ago
DARTS: Techniques and Tools for Predictably Fast Memory Using Integrated Data Allocation and Real-Time Task Scheduling
—Hardware-managed caches introduce large amounts of timing variability, complicating real-time system design. One alternative is a memory system with scratchpad memories which im...
Sangyeol Kang, Alexander G. Dean