Sciweavers

    252 search results - page 36 / 51
    » A Massively Parallel Architecture for Bioinformatics
    Sort
    View
    PC
    1998
    202views Management» more  PC 1998»
    BSPlib: The BSP programming library
    13 years 7 months ago
    BSPlib: The BSP programming library
    Download  cis.poly.edu
    BSPlib is a small communications library for bulk synchronous parallel (BSP) programming which consists of only 20 basic operations. This paper presents the full de nition of BSPl...
    Jonathan M. D. Hill, Bill McColl, Dan C. Stefanesc...
    claim paper
    Read More »
    HIPC
    2009
    Springer
    252views Distributed And Parallel Com...» more  HIPC 2009»
    A performance prediction model for the CUDA GPGPU platform
    13 years 5 months ago
    A performance prediction model for the CUDA GPGPU platform
    Download  cvit.iiit.ac.in
    The significant growth in computational power of modern Graphics Processing Units(GPUs) coupled with the advent of general purpose programming environments like NVIDA's CUDA,...
    Kishore Kothapalli, Rishabh Mukherjee, M. Suhail R...
    claim paper
    Read More »
    CMS
    2011
    229views Communications» more  CMS 2011»
    Twin Clouds: Secure Cloud Computing with Low Latency - (Full Version)
    12 years 7 months ago
    Twin Clouds: Secure Cloud Computing with Low Latency - (Full Version)
    Download  thomaschneider.de
    Abstract. Cloud computing promises a cost effective enabling technology to outsource storage and massively parallel computations. However, existing approaches for provably secure ...
    Sven Bugiel, Stefan Nürnberger, Ahmad-Reza Sa...
    claim paper
    Read More »
    VLSISP
    2008
    173views more  VLSISP 2008»
    Fast Bit Gather, Bit Scatter and Bit Permutation Instructions for Commodity Microprocessors
    13 years 7 months ago
    Fast Bit Gather, Bit Scatter and Bit Permutation Instructions for Commodity Microprocessors
    Download  palms.ee.princeton.edu
    Advanced bit manipulation operations are not efficiently supported by commodity word-oriented microprocessors. Programming tricks are typically devised to shorten the long sequence...
    Yedidya Hilewitz, Ruby B. Lee
    claim paper
    Read More »
    DAC
    2008
    ACM
    142views Computer Architecture» more  DAC 2008»
    A reconfigurable routing algorithm for a fault-tolerant 2D-Mesh Network-on-Chip
    14 years 8 months ago
    A reconfigurable routing algorithm for a fault-tolerant 2D-Mesh Network-on-Chip
    Download  www.taktak.org
    In this paper we present a reconfigurable routing algorithm for a 2D-Mesh Network-on-Chip (NoC) dedicated to faulttolerant, Massively Parallel Multi-Processors Systems on Chip (MP...
    Zhen Zhang, Alain Greiner, Sami Taktak
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2024, USA.