Sciweavers

181 search results - page 13 / 37
» A Mechanism for Verifying Data Speculation
Sort
View
BMCBI
2005
149views more  BMCBI 2005»
13 years 7 months ago
The PD-(D/E)XK superfamily revisited: identification of new members among proteins involved in DNA metabolism and functional pre
Background: The PD-(D/E)XK nuclease superfamily, initially identified in type II restriction endonucleases and later in many enzymes involved in DNA recombination and repair, is o...
Jan Kosinski, Marcin Feder, Janusz M. Bujnicki
IEEEPACT
2005
IEEE
14 years 1 months ago
Future Execution: A Hardware Prefetching Technique for Chip Multiprocessors
This paper proposes a new hardware technique for using one core of a CMP to prefetch data for a thread running on another core. Our approach simply executes a copy of all non-cont...
Ilya Ganusov, Martin Burtscher
IPPS
2007
IEEE
14 years 1 months ago
Scheduling Issues in Optimistic Parallelization
Irregular applications, which rely on pointer-based data structures, are often difficult to parallelize. The inputdependent nature of their execution means that traditional paral...
Milind Kulkarni, Keshav Pingali
MICRO
2000
IEEE
133views Hardware» more  MICRO 2000»
13 years 11 months ago
Compiler controlled value prediction using branch predictor based confidence
Value prediction breaks data dependencies in a program thereby creating instruction level parallelism that can increase program performance. Hardware based value prediction techni...
Eric Larson, Todd M. Austin
MICRO
1994
IEEE
96views Hardware» more  MICRO 1994»
13 years 11 months ago
A fill-unit approach to multiple instruction issue
Multiple issue of instructions occurs in superscalar and VLIW machines. This paper investigates a third type of machine design, which combines the advantages of code compatibility...
Manoj Franklin, Mark Smotherman