Sciweavers

44 search results - page 4 / 9
» A Message-Based Discrete Event Simulation Architecture
Sort
View
WSC
2001
13 years 8 months ago
Use of DaSSF in a scalable multiprocessor wireless simulation architecture
The problem of efficient load distribution and scaling of large-scale wireless communication system simulation on multiprocessor architectures (both shared memory and cluster arra...
Trefor J. Delve, Nathan Smith
PADS
2003
ACM
14 years 19 days ago
An Implementation of the SSF Scalable Simulation Framework on the Cray MTA
Large-scale parallel discrete event simulations of massive networks, such as the Internet, are “Grand Challenge” problems: packet level simulation of even a small fraction of ...
Robert R. Henry, Simon Kahan, Jason Liu, David M. ...
WSC
2000
13 years 8 months ago
Soft-commissioning: hardware-in-the-loop-based verification of controller software
The basic idea of Soft-Commissioning (SoftCom) is to test industrial control software by connecting a controller, e. g. a PLC (Programmable Logic Controller) to a commercial discr...
Harald Schludermann, Thomas Kirchmair, Markus Vord...
DAC
2010
ACM
13 years 7 months ago
RAMP gold: an FPGA-based architecture simulator for multiprocessors
We present RAMP Gold, an economical FPGA-based architecture simulator that allows rapid early design-space exploration of manycore systems. The RAMP Gold prototype is a high-throu...
Zhangxi Tan, Andrew Waterman, Rimas Avizienis, Yun...
WSC
2008
13 years 9 months ago
Architecture for modeling, simulation, and execution of PLC based manufacturing system
In this paper, we propose an integrated architecture for modeling, simulation, and execution of PLC (Programmable Logic Controller) based manufacturing system. The main objective ...
Devinder Thapa, Chang Mok Park, Kwan Hee Han, Sang...