Sciweavers

383 search results - page 26 / 77
» A Methodology for High Level Power Estimation and Exploratio...
Sort
View
IESS
2009
Springer
182views Hardware» more  IESS 2009»
13 years 5 months ago
Modeling Cache Effects at the Transaction Level
Abstract. Embedded system design complexities are growing exponentially. Demand has increased for modeling techniques that can provide both accurate measurements of delay and fast ...
Ardavan Pedram, David Craven, Andreas Gerstlauer
CDC
2010
IEEE
203views Control Systems» more  CDC 2010»
13 years 2 months ago
Cyber security analysis of state estimators in electric power systems
In this paper, we analyze the cyber security of state estimators in Supervisory Control and Data Acquisition (SCADA) systems operating in power grids. Safe and reliable operation o...
André Teixeira, Saurabh Amin, Henrik Sandbe...
CODES
2006
IEEE
14 years 1 months ago
Yield prediction for architecture exploration in nanometer technology nodes: : a model and case study for memory organizations
Process variability has a detrimental impact on the performance of memories and other system components, which can lead to parametric yield loss at the system level due to timing ...
Antonis Papanikolaou, T. Grabner, Miguel Miranda, ...
ASPDAC
2004
ACM
126views Hardware» more  ASPDAC 2004»
14 years 1 months ago
High-level area and power-up current estimation considering rich cell library
— Reducing the ever-growing leakage power is critical to power efficient designs. Leakage reduction techniques such as power-gating using sleep transistor insertion introduces la...
Fei Li, Lei He, Joseph M. Basile, Rakesh J. Patel,...
CVPR
2007
IEEE
14 years 9 months ago
Improving Variance Estimation in Biometric Systems
Measuring system performance seems conceptually straightforward. However, the interpretation of the results and predicting future performance remain as exceptional challenges in s...
Ross J. Micheals, Terrance E. Boult