383 search results - page 27 / 77 » A Methodology for High Level Power Estimation and Exploratio... |
EH
2004
IEEE
13 years 11 months ago
2004
IEEE
The use of Application Specific Instruction-set Processors (ASIP) in embedded systems is a solution to the problem of increasing complexity in the functions these systems have to ...
DATE
2005
IEEE
14 years 1 months ago
2005
IEEE
— This paper suggests a methodology to decrease the power of a static CMOS standard cell design at layout level by focusing on switched capacitance. The term switched is the key:...
ISSS
1995
IEEE
13 years 11 months ago
1995
IEEE
We present an integrated approach aimed at predicting layout area needed to implement a behavioral description for a given performance goal. Our approach is novel because: (1) it ...
ADHOCNOW
2006
Springer
14 years 1 months ago
2006
Springer
Consumers increasingly demand high quality of service (QoS) for multimedia applications. Rate control scheme is one of the major methods that provide high video quality for mobile ...
IPPS
2003
IEEE
14 years 1 months ago
2003
IEEE
Tiled architectures can provide a model for early estimation of global interconnect costs. A design exploration tool for reconfigurable architectures is currently under developmen...