Sciweavers

3629 search results - page 36 / 726
» A Network Memory Architecture Model and Performance Analysis
Sort
View
CODES
2005
IEEE
15 years 9 months ago
SOMA: a tool for synthesizing and optimizing memory accesses in ASICs
Arbitrary memory dependencies and variable latency memory systems are major obstacles to the synthesis of large-scale ASIC systems in high-level synthesis. This paper presents SOM...
Girish Venkataramani, Tiberiu Chelcea, Seth Copen ...
HICSS
2002
IEEE
123views Biometrics» more  HICSS 2002»
15 years 8 months ago
On the Performance of a Survivability Architecture for Networked Computing Systems
This research focuses on the performance and timing behavior of a two level survivability architecture. The lower level of the architecture involves attack analysis based on kernel...
William S. Harrison, Axel W. Krings, Nadine Hanebu...
ESANN
2006
15 years 5 months ago
Learning and discrimination through STDP in a top-down modulated associative memory
Abstract. This article underlines the learning and discrimination capabilities of a model of associative memory based on artificial networks of spiking neurons. Inspired from neuro...
Anthony Mouraud, Hélène Paugam-Moisy
JNW
2008
182views more  JNW 2008»
15 years 3 months ago
Evaluating the Performance of Fast Handover for Hierarchical MIPv6 in Cellular Networks
Next-Generation Wireless Networks (NGWNs) present an all-IP-based architecture integrating existing cellular networks with Wireless Local Area Networks (WLANs), Wireless Metropolit...
Li Jun Zhang, Samuel Pierre
TC
2010
14 years 10 months ago
Architectures and Execution Models for Hardware/Software Compilation and Their System-Level Realization
We propose an execution model that orchestrates the fine-grained interaction of a conventional general-purpose processor (GPP) and a high-speed reconfigurable hardware accelerator ...
Holger Lange, Andreas Koch