509 search results - page 11 / 102 » A New Multiport Memory for High Performance Parallel Process... |
108
click to vote
CLUSTER
2006
IEEE
15 years 9 months ago
2006
IEEE
The RandomAccess benchmark as defined by the High Performance Computing Challenge (HPCC) tests the speed at which a machine can update the elements of a table spread across globa...
155
Voted
ASPLOS
2010
ACM
15 years 8 months ago
2010
ACM
Heterogeneous computing combines general purpose CPUs with accelerators to efficiently execute both sequential control-intensive and data-parallel phases of applications. Existin...
135
click to vote
ISCA
1994
IEEE
15 years 7 months ago
1994
IEEE
This paper evaluates the tradeoffs involved in the design of the software-extended memory system of Alewife, a multiprocessor architecturethat implements coherentsharedmemorythrou...
153
click to vote
HIPC
2007
Springer
15 years 9 months ago
2007
Springer
Traditional directory-based cache coherence protocols suffer from long-latency cache misses as a consequence of the indirection introduced by the home node, which must be accessed...
171
click to vote
PPOPP
2006
ACM
15 years 9 months ago
2006
ACM
Applications need to become more concurrent to take advantage of the increased computational power provided by chip level multiprocessing. Programmers have traditionally managed t...