Sciweavers

130 search results - page 6 / 26
» A Novel Metric for Interconnect Architecture Performance
Sort
View
TC
2010
13 years 2 months ago
On the Problem of Evaluating the Performance of Multiprogrammed Workloads
Multithreaded architectures are becoming more and more popular. In order to evaluate their behavior, several methodologies and metrics have been proposed. A methodology defines whe...
Francisco J. Cazorla, Alex Pajuelo, Oliverio J. Sa...
ICSE
2003
IEEE-ACM
14 years 8 months ago
Embedded Architect: A Tool for Early Performance Evaluation of Embedded Software
Embedded Architect is a design automation tool that embodies a static performance evaluation technique to support early, architecture-level design space exploration for component-...
Jeffry T. Russell, Margarida F. Jacome
VLSID
2000
IEEE
90views VLSI» more  VLSID 2000»
14 years 8 days ago
Performance Analysis of Systems with Multi-Channel Communication Architectures
This paper presents a novel system performance analysis technique to support the design of custom communication architectures for System-on-Chip ICs. Our technique fills a gap in...
Kanishka Lahiri, Sujit Dey, Anand Raghunathan
SC
2003
ACM
14 years 1 months ago
Job Superscheduler Architecture and Performance in Computational Grid Environments
Computational grids hold great promise in utilizing geographically separated heterogeneous resources to solve large-scale complex scientific problems. However, a number of major ...
Hongzhang Shan, Leonid Oliker, Rupak Biswas
ICCAD
2002
IEEE
106views Hardware» more  ICCAD 2002»
14 years 4 months ago
Throughput-driven IC communication fabric synthesis
As the scale of system integration continues to grow, the on-chip communication becomes the ultimate bottleneck of system performance and the primary determinant of system archite...
Tao Lin, Lawrence T. Pileggi