Sciweavers

471 search results - page 17 / 95
» A Parallel Hardware Architecture for Image Feature Detection
Sort
View
IPPS
2010
IEEE
13 years 6 months ago
Restructuring parallel loops to curb false sharing on multicore architectures
The memory hierarchy of most multicore systems contains one or more levels of cache that is shared among multiple cores. The shared-cache architecture presents many opportunities f...
Santosh Sarangkar, Apan Qasem
NC
1998
143views Neural Networks» more  NC 1998»
13 years 10 months ago
Spotting Arabic Phonetic Features Using Modular Connectionist Architectures and a Rule-Based System
This paper reports the results of experiments in complex Arabic phonetic features identification using a rulebased system (SARPH) and modular connectionist architectures. The firs...
Sid-Ahmed Selouani, Jean Caelen
DATE
2006
IEEE
88views Hardware» more  DATE 2006»
14 years 2 months ago
Temporal partitioning for image processing based on time-space complexity in reconfigurable architectures
Temporal partitioning techniques are useful to implement large and complex applications, which can be split into partitions in FPGA devices. In order to minimize resources, each o...
Paulo Sérgio B. do Nascimento, Manoel Euseb...
FGR
2000
IEEE
131views Biometrics» more  FGR 2000»
14 years 1 months ago
Robust Facial Feature Localization by Coupled Features
In this paper, we consider the problem of robust localization of faces and some of their facial features. The task arises e.g. in the medical field of visual analysis of facial p...
Matthias Zobel, Arnd Gebhard, Dietrich Paulus, Joa...
ARC
2006
Springer
135views Hardware» more  ARC 2006»
14 years 12 days ago
QUKU: A Fast Run Time Reconfigurable Platform for Image Edge Detection
To fill the gap between increasing demand for reconfigurability and performance efficiency, CGRAs are seen to be an emerging platform. In this paper, a new architecture, QUKU, is d...
Sunil Shukla, Neil W. Bergmann, Jürgen Becker