Sciweavers

    471 search results - page 38 / 95
    » A Parallel Hardware Architecture for Image Feature Detection
    Sort
    View
    NETWORK
    2007
    100views more  NETWORK 2007»
    Parallel Programmable Ethernet Controllers: Performance and Security
    13 years 8 months ago
    Parallel Programmable Ethernet Controllers: Performance and Security
    Download  cobweb.ecn.purdue.edu
    Programmable network interfaces can provide network servers with a flexible interface to high-bandwidth Ethernet links, but they face critical software and architectural challenge...
    Derek L. Schuff, Vijay S. Pai, Paul Willmann, Scot...
    claim paper
    Read More »
    VLSISP
    2008
    132views more  VLSISP 2008»
    Serial and Parallel FPGA-based Variable Block Size Motion Estimation Processors
    13 years 8 months ago
    Serial and Parallel FPGA-based Variable Block Size Motion Estimation Processors
    Download  www.cse.cuhk.edu.hk
    H.264/AVC is the latest video coding standard adopting variable block size motion estimation (VBS-ME), quarter-pixel accuracy, motion vector prediction and multi-reference frames f...
    Brian M. H. Li, Philip Heng Wai Leong
    claim paper
    Read More »
    ICPP
    2000
    IEEE
    190views Distributed And Parallel Com...» more  ICPP 2000»
    Match Virtual Machine: An Adaptive Runtime System to Execute MATLAB in Parallel
    14 years 1 months ago
    Match Virtual Machine: An Adaptive Runtime System to Execute MATLAB in Parallel
    Download  cucis.ece.northwestern.edu
    MATLAB is one of the most popular languages for desktop numerical computations as well as for signal and image processing applic ations. Applying parallel processing techniques to...
    Malay Haldar, Anshuman Nayak, Abhay Kanhere, Pramo...
    claim paper
    Read More »
    FPL
    2006
    Springer
    135views Hardware» more  FPL 2006»
    FPGA Design Considerations in the Implementation of a Fixed-Throughput Sphere Decoder for MIMO Systems
    14 years 11 days ago
    FPGA Design Considerations in the Implementation of a Fixed-Throughput Sphere Decoder for MIMO Systems
    Download  www.see.ed.ac.uk
    A field-programmable gate array (FPGA) implementation of a new detection algorithm for uncoded multiple inputmultiple output (MIMO) systems based on the complex version of the sph...
    Luis G. Barbero, John S. Thompson
    claim paper
    Read More »
    DATE
    2003
    IEEE
    131views Hardware» more  DATE 2003»
    High Speed and Highly Testable Parallel Two-Rail Code Checker
    14 years 2 months ago
    High Speed and Highly Testable Parallel Two-Rail Code Checker
    Download  www.date-conference.com
    In this article we propose a high speed and highly testable parallel two-rail code checker, which features a compact structure and is Totally-Self-Checking or Strongly Code-Disjoi...
    Martin Omaña, Daniele Rossi, Cecilia Metra
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2024, USA.