Sciweavers

471 search results - page 89 / 95
» A Parallel Hardware Architecture for Image Feature Detection
Sort
View
ICCD
2003
IEEE
123views Hardware» more  ICCD 2003»
14 years 5 months ago
Simplifying SoC design with the Customizable Control Processor Platform
With the circuit density available in today’s ASIC design systems, increased integration is possible creating more complexity in the design of a System on a Chip (SoC). IBM’s ...
C. Ross Ogilvie, Richard Ray, Robert Devins, Mark ...

Lecture Notes
1005views
15 years 8 months ago
Lectures on reconfigurable computing
Driven by recent innovations in Field-Programmable Gate Arrays (FPGAs), reconfigurable computing offers unique ways to accelerate key algorithms. FPGAs offer a programmable logic f...
Sherief Reda
HPDC
2010
IEEE
13 years 8 months ago
A GPU accelerated storage system
Massively multicore processors, like, for example, Graphics Processing Units (GPUs), provide, at a comparable price, a one order of magnitude higher peak performance than traditio...
Abdullah Gharaibeh, Samer Al-Kiswany, Sathish Gopa...
MICRO
2009
IEEE
326views Hardware» more  MICRO 2009»
14 years 3 months ago
DDT: design and evaluation of a dynamic program analysis for optimizing data structure usage
Data structures define how values being computed are stored and accessed within programs. By recognizing what data structures are being used in an application, tools can make app...
Changhee Jung, Nathan Clark
ICMCS
2010
IEEE
186views Multimedia» more  ICMCS 2010»
13 years 8 months ago
Digital scope on communication sheet for media interaction
This paper introduces an interface platform to visualize location-specific media on lightweight displays that are placed and moved over a two dimensional map. The position of each...
Youiti Kado, Bing Zhang, Jiang Yu Zheng