Sciweavers

416 search results - page 31 / 84
» A Programming Approach to the Design of Asynchronous Logic B...
Sort
View
VTS
2006
IEEE
101views Hardware» more  VTS 2006»
14 years 1 months ago
Design Optimization for Robustness to Single Event Upsets
Abstract: An optimization algorithm for the design of combinational circuits that are robust to single-event upsets (SEUs) is described. A simple, highly accurate model for the SEU...
Quming Zhou, Mihir R. Choudhury, Kartik Mohanram
CHI
1998
ACM
13 years 12 months ago
Adapting User Interface Design Methods to the Design of Educational Activities
considered simply, but a more complex evaluation of the effects of performing the tasks. For example, an educational activity that learners complete quickly and accurately is of no...
Clayton Lewis, Cathy Brand, Gina Cherry, Cyndi Rad...
ISHPC
2003
Springer
14 years 27 days ago
A Simple Low-Energy Instruction Wakeup Mechanism
Instruction issue consumes a large amount of energy in out of order processors, largely in the wakeup logic. Proposed solutions to the problem require prediction or additional hard...
Marco A. Ramírez, Adrián Cristal, Al...
PLDI
2011
ACM
12 years 10 months ago
Evaluating value-graph translation validation for LLVM
Translation validators are static analyzers that attempt to verify that program transformations preserve semantics. Normalizing translation validators do so by trying to match the...
Jean-Baptiste Tristan, Paul Govereau, Greg Morrise...
GECCO
2005
Springer
196views Optimization» more  GECCO 2005»
14 years 1 months ago
Providing information from the environment for growing electronic circuits through polymorphic gates
This paper deals with the evolutionary design of programs (constructors) that are able to create (n+2)-input circuits from n-input circuits. The growing circuits are composed of p...
Michal Bidlo, Lukás Sekanina