Sciweavers

945 search results - page 181 / 189
» A Schedulability Analysis of Deferrable Scheduling Using Pat...
Sort
View
EUROSYS
2010
ACM
14 years 4 months ago
Execution Synthesis: A Technique for Automated Software Debugging
Debugging real systems is hard, requires deep knowledge of the code, and is time-consuming. Bug reports rarely provide sufficient information, thus forcing developers to turn int...
Cristian Zamfir, George Candea
WIMOB
2008
IEEE
14 years 1 months ago
An Ad Hoc Network Infrastructure: Communication and Information Sharing for Emergency Response
— During an emergency response, access to a reliable communication infrastructure is required to exchange accurate information in a timely manner. Various communication technolog...
Raheleh B. Dilmaghani, Ramesh R. Rao
CODES
2007
IEEE
14 years 1 months ago
Predator: a predictable SDRAM memory controller
Memory requirements of intellectual property components (IP) in contemporary multi-processor systems-on-chip are increasing. Large high-speed external memories, such as DDR2 SDRAM...
Benny Akesson, Kees Goossens, Markus Ringhofer
GECCO
2007
Springer
201views Optimization» more  GECCO 2007»
14 years 1 months ago
A parallel framework for loopy belief propagation
There are many innovative proposals introduced in the literature under the evolutionary computation field, from which estimation of distribution algorithms (EDAs) is one of them....
Alexander Mendiburu, Roberto Santana, Jose Antonio...
MICRO
2005
IEEE
130views Hardware» more  MICRO 2005»
14 years 28 days ago
Exploiting Vector Parallelism in Software Pipelined Loops
An emerging trend in processor design is the addition of short vector instructions to general-purpose and embedded ISAs. Frequently, these extensions are employed using traditiona...
Samuel Larsen, Rodric M. Rabbah, Saman P. Amarasin...