Sciweavers

1234 search results - page 146 / 247
» A Scheduling and Pipelining Algorithm for Hardware Software ...
Sort
View
CC
2006
Springer
182views System Software» more  CC 2006»
13 years 11 months ago
Selective Runtime Memory Disambiguation in a Dynamic Binary Translator
Abstract. Alias analysis, traditionally performed statically, is unsuited for a dynamic binary translator (DBT) due to incomplete control-flow information and the high complexity o...
Bolei Guo, Youfeng Wu, Cheng Wang, Matthew J. Brid...
SIGMETRICS
2006
ACM
128views Hardware» more  SIGMETRICS 2006»
14 years 1 months ago
GPS scheduling: selection of optimal weights and comparison with strict priorities
We consider a system with two service classes with heterogeneous traffic characteristics and Quality-of-Service requirements. The available bandwidth is shared between the two tra...
Pascal Lieshout, Michel Mandjes, Sem C. Borst
WWW
2005
ACM
14 years 1 months ago
Hera presentation generator
Semantic Web Information Systems (SWIS) are Web Information Systems that use Semantic Web technologies. Hera is a modeldriven design methodology for SWIS. In Hera, models are repr...
Flavius Frasincar, Geert-Jan Houben, Peter Barna
DAC
2006
ACM
14 years 8 months ago
Efficient simulation of critical synchronous dataflow graphs
Simulation and verification using electronic design automation (EDA) tools are key steps in the design process for communication and signal processing systems. The synchronous dat...
Chia-Jui Hsu, José Luis Pino, Ming-Yung Ko,...
SIGCOMM
2000
ACM
13 years 11 months ago
Memory-efficient state lookups with fast updates
Routers must do a best matching pre x lookup for every packet solutions for Gigabit speeds are well known. As Internet link speeds higher, we seek a scalable solution whose speed ...
Sandeep Sikka, George Varghese