Sciweavers

1234 search results - page 171 / 247
» A Scheduling and Pipelining Algorithm for Hardware Software ...
Sort
View
SIGMETRICS
2002
ACM
13 years 7 months ago
Full-system timing-first simulation
Computer system designers often evaluate future design alternatives with detailed simulators that strive for functional fidelity (to execute relevant workloads) and performance fi...
Carl J. Mauer, Mark D. Hill, David A. Wood
DATE
2004
IEEE
151views Hardware» more  DATE 2004»
13 years 11 months ago
Dynamic Voltage and Cache Reconfiguration for Low Power
Given a set of real-time tasks scheduled using the earliest deadline first (EDF) algorithm, we discuss two techniques for reducing power consumption while meeting all timing requi...
André C. Nácul, Tony Givargis
CIKM
2003
Springer
14 years 1 months ago
HyperThesis: the gRNA spell on the curse of bioinformatics applications integration
In this paper, we describe a graphical workflow management system called HyperThesis to address the challenges of integrating bioinformatics applications. HyperThesis is an integ...
Sourav S. Bhowmick, Vivek Vedagiri, Amey V. Laud
NOSSDAV
2004
Springer
14 years 1 months ago
Reduced state fair queuing for edge and core routers
Despite many years of research, fair queuing still faces a number of implementation challenges in high speed routers. In particular, in spite of proposals such as DiffServ, the st...
Ramana Rao Kompella, George Varghese
SC
2009
ACM
14 years 13 days ago
A framework for core-level modeling and design of reconfigurable computing algorithms
Reconfigurable computing (RC) is rapidly becoming a vital technology for many applications, from high-performance computing to embedded systems. The inherent advantages of custom-...
Gongyu Wang, Greg Stitt, Herman Lam, Alan D. Georg...