Sciweavers

1234 search results - page 184 / 247
» A Scheduling and Pipelining Algorithm for Hardware Software ...
Sort
View
DATE
2003
IEEE
180views Hardware» more  DATE 2003»
14 years 1 months ago
Communication Centric Architectures for Turbo-Decoding on Embedded Multiprocessors
Software implementations of channel decoding algorithms are attractive for communication systems with their large variety of existing and emerging standards due to their flexibil...
Frank Gilbert, Michael J. Thul, Norbert Wehn
CG
2000
Springer
13 years 7 months ago
Adapting computer graphics curricula to changes in graphics
Introductory computer graphics courses are changing their focus and learning environments. Improvements in hardware and software technology coupled with changes in preparation, in...
Lewis E. Hitchner, Henry Sowizral
IEEEPACT
2007
IEEE
14 years 2 months ago
Performance Portable Optimizations for Loops Containing Communication Operations
Effective use of communication networks is critical to the performance and scalability of parallel applications. Partitioned Global Address Space languages like UPC bring the pro...
Costin Iancu, Wei Chen, Katherine A. Yelick
DATE
2003
IEEE
87views Hardware» more  DATE 2003»
14 years 1 months ago
A First Step Towards Hw/Sw Partitioning of UML Specifications
This paper proposes a novel methodology tailored to design embedded systems, taking into account the emerging market needs, such as hw/sw partitioning, object-oriented specificati...
William Fornaciari, P. Micheli, Fabio Salice, L. Z...
FPL
2004
Springer
143views Hardware» more  FPL 2004»
13 years 11 months ago
Exploring Area/Delay Tradeoffs in an AES FPGA Implementation
Abstract. Field-Programmable Gate Arrays (FPGAs) have lately become a popular target for implementing cryptographic block ciphers, as a well-designed FPGA solution can combine some...
Joseph Zambreno, David Nguyen, Alok N. Choudhary