Sciweavers

1234 search results - page 51 / 247
» A Scheduling and Pipelining Algorithm for Hardware Software ...
Sort
View
BMCBI
2005
92views more  BMCBI 2005»
13 years 7 months ago
FIGENIX: Intelligent automation of genomic annotation: expertise integration in a new software platform
Background: Two of the main objectives of the genomic and post-genomic era are to structurally and functionally annotate genomes which consists of detecting genes' position a...
Philippe Gouret, Vérane Vitiello, Nathalie ...
MICRO
1991
IEEE
115views Hardware» more  MICRO 1991»
13 years 11 months ago
Executing Loops on a Fine-Grained MIMD Architecture
- We present techniques for exploiting parallelism extracted from loops on an MIMD system. Parallelism is exploited through parallel execution of instructions on multiple processor...
Sunah Lee, Rajiv Gupta
ISORC
2007
IEEE
14 years 2 months ago
Time-Predictable Task Preemption for Real-Time Systems with Direct-Mapped Instruction Cache
Modern processors used in embedded systems are becoming increasingly powerful, having features like caches and pipelines to speedup execution. While execution speed of embedded so...
Raimund Kirner, Peter P. Puschner
EDBT
2010
ACM
155views Database» more  EDBT 2010»
13 years 11 months ago
Suffix tree construction algorithms on modern hardware
Suffix trees are indexing structures that enhance the performance of numerous string processing algorithms. In this paper, we propose cache-conscious suffix tree construction algo...
Dimitris Tsirogiannis, Nick Koudas
DAC
1995
ACM
13 years 11 months ago
Interval Scheduling: Fine-Grained Code Scheduling for Embedded Systems
Abstract A central problem in embedded system co-synthesis is the generation of software for lowlevel I O. Scheduling still remains a manual task because existing coarse-grained re...
Pai H. Chou, Gaetano Borriello