Sciweavers

109 search results - page 21 / 22
» A Self-Tuning Cache Architecture for Embedded Systems
Sort
View
135
Voted
CASES
2007
ACM
15 years 7 months ago
An integrated ARM and multi-core DSP simulator
In this paper we describe the design and implementation of a flexible, and extensible, just-in-time ARM simulator designed to run co-operatively with a multi-core DSP simulator on...
Sharad Singhai, MingYung Ko, Sanjay Jinturkar, May...
153
Voted
CODES
2009
IEEE
15 years 7 months ago
TotalProf: a fast and accurate retargetable source code profiler
Profilers play an important role in software/hardware design, optimization, and verification. Various approaches have been proposed to implement profilers. The most widespread app...
Lei Gao, Jia Huang, Jianjiang Ceng, Rainer Leupers...
145
Voted
ANCS
2007
ACM
15 years 7 months ago
Ruler: high-speed packet matching and rewriting on NPUs
Programming specialized network processors (NPU) is inherently difficult. Unlike mainstream processors where architectural features such as out-of-order execution and caches hide ...
Tomas Hruby, Kees van Reeuwijk, Herbert Bos
155
Voted
EDCC
2006
Springer
15 years 7 months ago
SEU Mitigation Techniques for Microprocessor Control Logic
The importance of fault tolerance at the processor architecture level has been made increasingly important due to rapid advancements in the design and usage of high performance de...
T. S. Ganesh, Viswanathan Subramanian, Arun K. Som...
125
Voted
CIDR
2007
185views Algorithms» more  CIDR 2007»
15 years 5 months ago
Rethinking Data Management for Storage-centric Sensor Networks
Data management in wireless sensor networks has been an area of significant research in recent years. Many existing sensor data management systems view sensor data as a continuou...
Yanlei Diao, Deepak Ganesan, Gaurav Mathur, Prasha...