Sciweavers

132 search results - page 13 / 27
» A Self-Tuning Configurable Cache
Sort
View
JTRES
2010
ACM
13 years 7 months ago
WCET driven design space exploration of an object cache
In order to guarantee that real-time systems meet their timing specification, static execution time bounds need to be calculated. Not considering execution time predictability led...
Benedikt Huber, Wolfgang Puffitsch, Martin Schoebe...
SIGMOD
2002
ACM
124views Database» more  SIGMOD 2002»
14 years 6 months ago
Middle-tier database caching for e-business
Scaling up to the enormous and growing Internet population with unpredictable usage patterns, Ecommerce applications face severe challenges in cost and manageability, especially f...
Qiong Luo, Sailesh Krishnamurthy, C. Mohan, Hamid ...
ERSA
2006
82views Hardware» more  ERSA 2006»
13 years 8 months ago
Cache Architectures for Reconfigurable Hardware
The architecture and use of caches for two-level reconfigurable hardware is studied in this paper. The considered two-level reconfigurable hardware performs ordinary reconfiguratio...
Sebastian Lange, Martin Middendorf
CODES
2001
IEEE
13 years 10 months ago
A design framework to efficiently explore energy-delay tradeoffs
Comprehensive exploration of the design space parameters at the system-level is a crucial task to evaluate architectural tradeoffs accounting for both energy and performance const...
William Fornaciari, Donatella Sciuto, Cristina Sil...
VLSID
2006
IEEE
142views VLSI» more  VLSID 2006»
14 years 7 months ago
Impact of Configurability and Extensibility on IPSec Protocol Execution on Embedded Processors
- Security protocols, such as IPSec and SSL, are being increasingly deployed in the context of networked embedded systems. The resource-constrained nature of embedded systems and, ...
Nachiketh R. Potlapally, Srivaths Ravi, Anand Ragh...