Sciweavers

1396 search results - page 56 / 280
» A Tale of Two Futures
Sort
View
JCDL
2004
ACM
106views Education» more  JCDL 2004»
14 years 3 months ago
Architecting an extensible digital repository
The Digital Collection and Archives (DCA) in partnership with Academic Technology (AT) at Tufts University developed a digital library solution for long-term storage and integrati...
Anoop Kumar, Ranjani Saigal, Robert Chavez, Nikola...
ISLPED
2003
ACM
100views Hardware» more  ISLPED 2003»
14 years 3 months ago
Checkpointing alternatives for high performance, power-aware processors
High performance processors use checkpointing to rapidly recover from branch mispredictions and possibly other exceptions. We demonstrate that conventional checkpointing becomes u...
Andreas Moshovos
DSN
2002
IEEE
14 years 2 months ago
Modeling the Effect of Technology Trends on the Soft Error Rate of Combinational Logic
This paper examines the effect of technology scaling and microarchitectural trends on the rate of soft errors in CMOS memory and logic circuits. We describe and validate an end-to...
Premkishore Shivakumar, Michael Kistler, Stephen W...
ICPP
1999
IEEE
14 years 2 months ago
Impact on Performance of Fused Multiply-Add Units in Aggressive VLIW Architectures
Loops are the main time consuming part of programs based on floating point computations. The performance of the loops is limited either by recurrences in the computation or by the...
David López, Josep Llosa, Eduard Ayguad&eac...
HPCA
1998
IEEE
14 years 2 months ago
The Sensitivity of Communication Mechanisms to Bandwidth and Latency
The goal of this paper is to gain insight into the relative performance of communication mechanisms as bisection bandwidth and network latency vary. We compare shared memory with ...
Frederic T. Chong, Rajeev Barua, Fredrik Dahlgren,...