Sciweavers

819 search results - page 31 / 164
» A Technique for Combined Virtual Prototyping and Hardware De...
Sort
View
DAC
2006
ACM
14 years 9 months ago
Early cutpoint insertion for high-level software vs. RTL formal combinational equivalence verification
Ever-growing complexity is forcing design to move above RTL. For example, golden functional models are being written as clearly as possible in software and not optimized or intend...
Xiushan Feng, Alan J. Hu
ICC
2009
IEEE
122views Communications» more  ICC 2009»
14 years 2 months ago
Using Area Hierarchy for Multi-Resolution Storage and Search in Large Wireless Sensor Networks
—We consider multi-resolution storage, a technique for providing scalable adaptive data fidelity, necessary for many applications of large wireless sensor networks (WSNs). Altho...
Konrad Iwanicki, Maarten van Steen
VLSID
2007
IEEE
100views VLSI» more  VLSID 2007»
14 years 8 months ago
Hardware Efficient Piecewise Linear Branch Predictor
Piecewise linear branch predictor has been demonstrated to have superior prediction accuracy; however, its huge hardware overhead prevents the predictor from being practical in the...
Jiajin Tu, Jian Chen, Lizy K. John
CW
2005
IEEE
14 years 1 months ago
Designing Interfaces for art applications
Imagination and creativity have always marked the path in the world of aesthetics; artists, designers and other creative individuals have found in the realm of computers a new can...
Marissa Díaz Pier, Isaac Rudomín Gol...
CANPC
1999
Springer
14 years 13 days ago
Implementing Application-Specific Cache-Coherence Protocols in Configurable Hardware
Streamlining communication is key to achieving good performance in shared-memory parallel programs. While full hardware support for cache coherence generally offers the best perfo...
David Brooks, Margaret Martonosi