819 search results - page 48 / 164 » A Technique for Combined Virtual Prototyping and Hardware De... |
CODES
2007
IEEE
14 years 2 months ago
2007
IEEE
Compositional approaches to system-level performance analysis have shown great flexibility and scalability in the design of heterogeneous systems. These approaches often assume c...
ACSAC
2005
IEEE
14 years 1 months ago
2005
IEEE
Microscopic analysis of malicious code (malware) requires the aid of a variety of powerful tools. Chief among them is a debugger that enables runtime binary analysis at an instruc...
VEE
2006
ACM
14 years 2 months ago
2006
ACM
Many new Java runtime optimizations report relatively small, single-digit performance improvements. On modern virtual and actual hardware, however, the performance impact of an op...
CODES
2006
IEEE
14 years 2 months ago
2006
IEEE
Virtual platform (ViP), or ESL (Electronic System Level) simulation model, is one of the most widely renowned system level design techniques. In this paper, we present a case stud...
DATE
2003
IEEE
14 years 1 months ago
2003
IEEE
Embedded systems design requires the development of complex HW modules to cope with the most stringent timing constraints of the specifications. This implies the need to update an...