Sciweavers

819 search results - page 64 / 164
» A Technique for Combined Virtual Prototyping and Hardware De...
Sort
View
MM
2004
ACM
160views Multimedia» more  MM 2004»
14 years 1 months ago
New ways of worldmaking: the Alterne platform for VR art
We introduce a novel approach to the creation of Virtual Reality Art installations, which supports the design of alternative worlds, in which laws of Physics can be redefined to i...
Marc Cavazza, Jean-Luc Lugrin, Simon Hartley, Paol...
DATE
2010
IEEE
154views Hardware» more  DATE 2010»
14 years 1 months ago
ERSA: Error Resilient System Architecture for probabilistic applications
There is a growing concern about the increasing vulnerability of future computing systems to errors in the underlying hardware. Traditional redundancy techniques are expensive for...
Larkhoon Leem, Hyungmin Cho, Jason Bau, Quinn A. J...
ASAP
2005
IEEE
108views Hardware» more  ASAP 2005»
14 years 1 months ago
Using Symbolic Feasibility Tests during Design Space Exploration of Heterogeneous Multi-Processor Systems
The task of automatic design space exploration of heterogeneous multi-processor systems is often tackled with Evolutionary Algorithms. In this paper, we propose a novel approach i...
Thomas Schlichter, Christian Haubelt, Frank Hannig...
ICCD
1996
IEEE
104views Hardware» more  ICCD 1996»
14 years 6 days ago
Latch Redundancy Removal Without Global Reset
For circuits where there may be latches with no reset line, we show how to replace some of them with combinational logic. All previous work in sequential optimization by latch rem...
Shaz Qadeer, Robert K. Brayton, Vigyan Singhal
SIGGRAPH
1994
ACM
14 years 3 days ago
Priority rendering with a virtual reality address recalculation pipeline
Virtual reality systems are placing never before seen demands on computer graphics hardware, yet few graphics systems are designed specifically for virtual reality. An address rec...
Matthew Regan, Ronald Pose