Sciweavers

290 search results - page 54 / 58
» A Time and Resource Problem for Planning Architectures
Sort
View
CODES
2010
IEEE
13 years 5 months ago
Automatic parallelization of embedded software using hierarchical task graphs and integer linear programming
The last years have shown that there is no way to disregard the advantages provided by multiprocessor System-on-Chip (MPSoC) architectures in the embedded systems domain. Using mu...
Daniel Cordes, Peter Marwedel, Arindam Mallik
DATE
2010
IEEE
113views Hardware» more  DATE 2010»
14 years 23 days ago
PM-COSYN: PE and memory co-synthesis for MPSoCs
—Multi-Processor System-on-Chips (MPSoCs) exploit task-level parallelism to achieve high computation throughput, but concurrent memory accesses from multiple PEs may cause memory...
Yi-Jung Chen, Chia-Lin Yang, Po-Han Wang
BMCBI
2011
12 years 11 months ago
A user-friendly web portal for T-Coffee on supercomputers
Background: Parallel T-Coffee (PTC) was the first parallel implementation of the T-Coffee multiple sequence alignment tool. It is based on MPI and RMA mechanisms. Its purpose is t...
Josep Rius Torrento, Fernando Cores, Francesc Sols...
LCTRTS
2001
Springer
14 years 3 days ago
A Dynamic Programming Approach to Optimal Integrated Code Generation
Phase-decoupled methods for code generation are the state of the art in compilers for standard processors but generally produce code of poor quality for irregular target architect...
Christoph W. Keßler, Andrzej Bednarski
CCR
2010
102views more  CCR 2010»
13 years 7 months ago
FIE: future internet enervation
I'm so Bored of the Future Internet (FI). There are so many initiatives to look at the Internet's Future1 , anyone would think that there was some tremendous threat like...
Jon Crowcroft