Sciweavers

2695 search results - page 29 / 539
» A Visual Approach to Validating System Level Designs
Sort
View
IEE
2007
126views more  IEE 2007»
13 years 8 months ago
Computer games software factory and edutainment platform for microsoft .NET
— This paper presents an environment targeted at computer games development industrialization in the .NET Platform. A computer game product line definition and its architecture a...
André Wilson Brotto Furtado, André L...
DATE
2005
IEEE
100views Hardware» more  DATE 2005»
13 years 10 months ago
The Role of Model-Level Transactors and UML in Functional Prototyping of Systems-on-Chip: A Software-Radio Application
Developing a functional prototype of a system-on-chip provides a unifying vehicle for model validation and system refinement. Keeping the prototype executable everal abstraction l...
Alexandre Chureau, Yvon Savaria, El Mostapha Aboul...
CODES
2006
IEEE
14 years 2 months ago
Generic netlist representation for system and PE level design exploration
Designer productivity and design predictability are vital factors for successful embedded system design. Shrinking time-to-market and increasing complexity of these systems requir...
Bita Gorjiara, Mehrdad Reshadi, Pramod Chandraiah,...
HASE
2007
IEEE
14 years 22 days ago
Validation Support for Distributed Real-Time Embedded Systems in VDM++
We present a tool-supported approach to the validation of system-level timing properties in formal models of distributed real-time embedded systems. Our aim is to provide system a...
John S. Fitzgerald, Simon Tjell, Peter Gorm Larsen...
ICSE
1998
IEEE-ACM
14 years 1 months ago
Design Components: Towards Software Composition at the Design Level
Component-based software development has proven effective for systems implementation in well-understood application domains, but is still insufficient for the creation of reusable...
Rudolf K. Keller, Reinhard Schauer