Sciweavers

2695 search results - page 37 / 539
» A Visual Approach to Validating System Level Designs
Sort
View
ICSE
2000
IEEE-ACM
14 years 14 days ago
Graphical animation of behavior models
Graphical animation is a way of visualizing the behavior of design models. This visualization is of use in validating a design model against informally specified requirements and ...
Jeff Magee, Nat Pryce, Dimitra Giannakopoulou, Jef...
VL
1999
IEEE
136views Visual Languages» more  VL 1999»
14 years 1 months ago
Scaling up a "What You See Is What You Test" Methodology to Spreadsheet Grids
Although there has been considerable research into ways to design visual programming environments to improve the processes of creating new programs and of understanding existing o...
Margaret M. Burnett, Andrei Sheretov, Gregg Rother...
DATE
2005
IEEE
122views Hardware» more  DATE 2005»
14 years 2 months ago
Systematic Transaction Level Modeling of Embedded Systems with SystemC
This paper gives an overview of a transaction level modeling (TLM) design flow for straightforward embedded system design with SystemC. The goal is to systematically develop both...
Wolfgang Klingauf
DATE
2006
IEEE
112views Hardware» more  DATE 2006»
14 years 2 months ago
On the verification of automotive protocols
Verification quality is a must for functional safety in electronic systems. In automotive, the verification flow is historically based on a layered approach, where each level (mod...
G. Zarri, F. Colucci, F. Dupuis, R. Mariani, M. Pa...
MEMOCODE
2010
IEEE
13 years 6 months ago
LTSs for translation validation of (multi-clocked) SIGNAL specifications
Design of critical embedded systems demands for guarantees on the reliability of the implementation/compilation of a specification. In general, this guarantee takes either the form...
Julio C. Peralta, Thierry Gautier, Loïc Besna...