Sciweavers

528 search results - page 35 / 106
» A Workbench for Predicting the Performances of Distributed O...
Sort
View
IPPS
1998
IEEE
14 years 5 days ago
Scheduling with Communication Delays and Data Routing in Message Passing Architectures
This work deals with the scheduling problem of a directed acyclic graph with interprocessor communication delays. The objective is to minimize the makespan, taking into account the...
Aziz Moukrim, Alain Quilliot
USENIX
1994
13 years 9 months ago
Reducing File System Latency using a Predictive Approach
Despite impressive advances in file system throughput resulting from technologies such as high-bandwidth networks and disk arrays, file system latency has not improved and in many...
Jim Griffioen, Randy Appleton
IPPS
2006
IEEE
14 years 1 months ago
Dynamically reconfigurable cache architecture using adaptive block allocation policy
In this paper, we present a dynamically reconfigurable cache architecture using adaptive block allocation policy analyzed by means of simulation. Our main objectives are: to propo...
Milene Barbosa Carvalho, Luís Fabríc...
CPE
2000
Springer
292views Hardware» more  CPE 2000»
14 years 8 days ago
SREPT: Software Reliability Estimation and Prediction Tool
Abstract. Several tools have been developed for the estimation of software reliability. However, they are highly specialized in the approaches they implement and the particular pha...
Srinivasan Ramani, Kishor S. Trivedi
HPCA
2008
IEEE
14 years 2 months ago
Prediction of CPU idle-busy activity pattern
Real-world workloads rarely saturate multi-core processor. CPU C-states can be used to reduce power consumption during processor idle time. The key unsolved problem is: when and h...
Qian Diao, Justin J. Song