Sciweavers

127 search results - page 12 / 26
» A cache-defect-aware code placement algorithm for improving ...
Sort
View
P2P
2003
IEEE
15 years 8 months ago
A Transpositional Redundant Data Update Algorithm for Growing Server-Less Video Streaming Systems
Recently, a new server-less architecture is proposed for building low-cost yet scalable video streaming systems. In this architecture, video blocks are distributed among user host...
Tsz Kin Ho, Jack Y. B. Lee
132
Voted
SECON
2007
IEEE
15 years 9 months ago
INPoD: In-Network Processing over Sensor Networks based on Code Design
—In this paper, we develop a joint Network Coding (NC)-channel coding error-resilient sensor-network approach that performs In-Network Processing based on channel code Design (IN...
Kiran Misra, Shirish S. Karande, Hayder Radha
131
Voted
ICCAD
2002
IEEE
152views Hardware» more  ICCAD 2002»
15 years 11 months ago
Efficient instruction encoding for automatic instruction set design of configurable ASIPs
Application-specific instructions can significantly improve the performance, energy, and code size of configurable processors. A common approach used in the design of such instruc...
Jong-eun Lee, Kiyoung Choi, Nikil Dutt
115
Voted
ACMMSP
2004
ACM
92views Hardware» more  ACMMSP 2004»
15 years 8 months ago
Instruction combining for coalescing memory accesses using global code motion
Instruction combining is an optimization to replace a sequence of instructions with a more efficient instruction yielding the same result in a fewer machine cycles. When we use it...
Motohiro Kawahito, Hideaki Komatsu, Toshio Nakatan...
116
Voted
CASES
2006
ACM
15 years 8 months ago
Scalable subgraph mapping for acyclic computation accelerators
Computer architects are constantly faced with the need to improve performance and increase the efficiency of computation in their designs. To this end, it is increasingly common ...
Nathan Clark, Amir Hormati, Scott A. Mahlke, Sami ...