Sciweavers

    1008 search results - page 155 / 202
    » A cis-regulatory logic simulator
    Sort
    View
    LICS
    1991
    IEEE
    159views Automated Reasoning» more  LICS 1991»
    On the Deduction Rule and the Number of Proof Lines
    14 years 2 months ago
    On the Deduction Rule and the Number of Proof Lines
    Download  math.ucsd.edu
    d Abstract) Maria Luisa Bonet∗ Samuel R. Buss∗ Department of Mathematics Department of Mathematics U.C. Berkeley U.C. San Diego Berkeley, California 94720 La Jolla, California ...
    Maria Luisa Bonet, Samuel R. Buss
    claim paper
    Read More »
    ICIP
    2004
    IEEE
    122views Image Processing» more  ICIP 2004»
    An implemented architecture of deblocking filter for H.264/AVC
    15 years 18 days ago
    An implemented architecture of deblocking filter for H.264/AVC
    Download  www.jdl.ac.cn
    H.264/AVC is a new international standard for the compression of natural video images, in which a deblocking filter has been adopted to remove blocking artifacts. In this paper, w...
    Bin Sheng, Wen Gao, Di Wu
    claim paper
    Read More »
    ICDE
    2006
    IEEE
    144views Database» more  ICDE 2006»
    Network-Aware Operator Placement for Stream-Processing Systems
    15 years 11 days ago
    Network-Aware Operator Placement for Stream-Processing Systems
    Download  www.eecs.harvard.edu
    To use their pool of resources efficiently, distributed stream-processing systems push query operators to nodes within the network. Currently, these operators, ranging from simple...
    Peter R. Pietzuch, Jonathan Ledlie, Jeffrey Shneid...
    claim paper
    Read More »
    DAC
    2008
    ACM
    143views Computer Architecture» more  DAC 2008»
    Driver waveform computation for timing analysis with multiple voltage threshold driver models
    15 years 6 hour ago
    Driver waveform computation for timing analysis with multiple voltage threshold driver models
    Download  www.ece.northwestern.edu
    This paper introduces an accurate and efficient electrical analysis of logic gates modeled as Multiple Voltage Threshold Models (MVTM) loaded by the associated interconnect. MVTMs...
    Peter Feldmann, Soroush Abbaspour, Debjit Sinha, G...
    claim paper
    Read More »
    DAC
    2008
    ACM
    148views Computer Architecture» more  DAC 2008»
    Construction of concrete verification models from C++
    15 years 6 hour ago
    Construction of concrete verification models from C++
    Download  www.cse.iitd.ernet.in
    C++ based verification methodologies are now emerging as the preferred method for SOC design. However most of the verification involving the C++ models are simulation based. The c...
    Malay Haldar, Gagandeep Singh, Saurabh Prabhakar, ...
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2024, USA.