Sciweavers

479 search results - page 48 / 96
» A clustering technique to optimize hardware software synchro...
Sort
View
CODES
2011
IEEE
12 years 7 months ago
Analysis and optimization of fault-tolerant task scheduling on multiprocessor embedded systems
Reliability is a major requirement for most safety-related systems. To meet this requirement, fault-tolerant techniques such as hardware replication and software re-execution are ...
Jia Huang, Jan Olaf Blech, Andreas Raabe, Christia...
ISCA
2006
IEEE
144views Hardware» more  ISCA 2006»
13 years 7 months ago
Conditional Memory Ordering
Conventional relaxed memory ordering techniques follow a proactive model: at a synchronization point, a processor makes its own updates to memory available to other processors by ...
Christoph von Praun, Harold W. Cain, Jong-Deok Cho...
SIGMETRICS
2010
ACM
181views Hardware» more  SIGMETRICS 2010»
13 years 8 months ago
A unified modeling framework for distributed resource allocation of general fork and join processing networks
This paper addresses the problem of distributed resource allocation in general fork and join processing networks. The problem is motivated by the complicated processing requiremen...
Haiquan (Chuck) Zhao, Cathy H. Xia, Zhen Liu, Dona...
ISSS
1996
IEEE
123views Hardware» more  ISSS 1996»
13 years 12 months ago
Memory Organization for Improved Data Cache Performance in Embedded Processors
Code generation for embedded processors creates opportunities for several performance optimizations not applicable for traditional compilers. We present techniques for improving d...
Preeti Ranjan Panda, Nikil D. Dutt, Alexandru Nico...
TELSYS
2008
99views more  TELSYS 2008»
13 years 7 months ago
Mote-based underwater sensor networks: opportunities, challenges, and guidelines
Most underwater networks rely on expensive specialized hardware for acoustic communication and modulation. This has impeded wide scale deployments of underwater sensor networks and...
Raja Jurdak, Antonio G. Ruzzelli, Gregory M. P. O'...