Sciweavers

968 search results - page 166 / 194
» A faster implementation of APlace
Sort
View
ASAP
2007
IEEE
157views Hardware» more  ASAP 2007»
14 years 1 months ago
Automatic Generation and Optimisation of Reconfigurable Financial Monte-Carlo Simulations
Monte-Carlo simulations are used in many applications, such as option pricing and portfolio evaluation. Due to their high computational load and intrinsic parallelism, they are id...
David B. Thomas, Jacob A. Bower, Wayne Luk
CF
2007
ACM
14 years 1 months ago
Parallel genomic sequence-search on a massively parallel system
In the life sciences, genomic databases for sequence search have been growing exponentially in size. As a result, faster sequencesearch algorithms to search these databases contin...
Oystein Thorsen, Brian E. Smith, Carlos P. Sosa, K...
FCCM
2004
IEEE
175views VLSI» more  FCCM 2004»
14 years 1 months ago
A Flexible Hardware Encoder for Low-Density Parity-Check Codes
We describe a flexible hardware encoder for regular and irregular low-density parity-check (LDPC) codes. Although LDPC codes achieve achieve better performance and lower decoding ...
Dong-U Lee, Wayne Luk, Connie Wang, Christopher Jo...
CODES
2005
IEEE
13 years 11 months ago
FIDES: an advanced chip multiprocessor platform for secure next generation mobile terminals
We propose a secure platform on a chip multiprocessor, known as FIDES, in order to enable next generation mobile terminals to execute downloaded native applications for Linux. Its...
Hiroaki Inoue, Akihisa Ikeno, Masaki Kondo, Junji ...
WSC
2000
13 years 11 months ago
Anticipatory Planning Support System
A new approach to military operations, called Anticipatory Planning and Adaptive Execution, treats planning and execution as a tightly coupled, single process, and replaces reacti...
John R. Surdu, John M. D. Hill, Udo W. Pooch